Double-gate LDMOSFET High-voltage Devices for Medium Voltage Applications

Mohamed M. EL-Dakroury¹, Mohamed I. Eladawy¹, Zaki Nossier¹, Yehea I. Ismail², Hamdy Abdelhamid²

¹Electronics, Communications, Computer Engineering Department, Helwan University, Cairo, Egypt. ²Center of Nano-electronics and Devices, Zewail City of Science and Technology, 6th October City, Egypt. Email: <u>mdakroury@h-eng.helwan.edu.eg</u>

Abstract: A one-dimensional compact model of a double-gate LDMOSFET is presented in this work. The impact of controlling the drift region resistance by controlling the bias and/or gate metal work function of a separately added second gate of the LDMOSFET electrostatics is investigated. Compact models for the charges and currents are introduced. The effect of the second gate on the current-voltage characteristics and different capacitances, are studied in this work. Numerical simulation emphasized the effect of second gate bias on current-voltage characteristics and showed its effect on capacitances. The results of the study show that by controlling bias of the second gate, DC and AC characteristics pronounced as current and capacitances can be altered to obtain an optimized device performance based on requirement.

[Mohamed M. EL-Dakroury, Mohamed I. Eladawy, Zaki Nossier, Yehea I. Ismail, Hamdy Abdelhami. **Double-gate** LDMOSFET High-voltage Devices for Medium Voltage Applications. *Nat Sci* 2019;17(10):27-31]. ISSN 1545-0740 (print); ISSN 2375-7167 (online). <u>http://www.sciencepub.net/nature</u>. 4. doi:10.7537/marsnsj171019.04.

Keywords: LDMOSFET, on-resistance, double-gate, High-voltage devices.

1. Introduction

High-voltage transistors are drawing attention nowadays as there is a need to optimize the usage of energy to reduce switching losses. It is important to develop a device that can accommodate high voltages for use in suitable targeted applications [1-4]. A tradeoff between on-resistance and breakdown voltage shall be made according to device application. The bulk LDMOSFET is a good candidate its low manufacturing cost. Many research efforts have investigated LDMOSFET from different perspectives, with the device having either one gate extended over the entire distance from the source to the drain [5], a partial overlap of the drift region [6-8], or having a double-gate device with an extra added separatelybiased gate [9].

Some Studies have examined the current-voltage characteristics and how they are affected by different drift region parameters, such as the drift region length, device width, and drift region doping level, which are all related to the drift region resistance. Drift region resistance affects the breakdown behavior of the LDMOSFET high-voltage device. Drift region resistance and breakdown voltage need to be traded off for achieving specific application target of LDMOSFET devices. It might be simply thought off as when doping concentration of drift region is increased more carriers will exist so drift region conductivity will increase. However, potential of the internal drain point for the intrinsic MOSFET part will increase, which will make it more vulnerable to breakdown and reduce the entire device breakdown voltage. Also, when increasing the drift region length, this will cause the drift resistance to decrease which

in-turn causes the breakdown voltage to increase. This tradeoff between the drift region resistance and breakdown voltage can be calculated using equation [1],

$$R_{on-ideal} = \frac{4 BV^2}{\epsilon_s \mu_n E_c^3}$$
(1)

Where, BV is the breakdown voltage, \in_s is the silicon permittivity, μ_n is the electron mobility, and E_c is the critical electric field for silicon. Other studies have proposed modifications of the LDMOSFET structure to decrease the drift region resistance [9-11].

In this paper, a more investigative study of double-gate LDMOSFET is done. Emphasis of the effect of a separately biased second gate is done. This second added gate covers the entire drift region starting from the intrinsic MOSFET drain point (internal drain) to the drain of the LDMOSFET device.

The second separately biased gate that is added above the drift region provides more degree of freedom controlling on-resistance in a dynamic way without changing process parameters.

A two-dimensional model has been developed earlier for the same structure which focused on surface potential, electric field, and short channel effects [10].

In this work, a 1-D compact model is introduced which includes both the intrinsic MOSFET and drift region parts. The effect of the bias of the second gate is emphasized by studying its effect on the DC characteristics and AC characteristics. Model for current-voltage characteristics has been developed. 2D simulator results for current-voltage characteristics confirmed the effect of the bias of the second gate and effect of the bias of the second gate is studied to on different capacitances as well.

The remainder of this work is organized as follows: The 1D charges and current model is presented in section II, the 2D simulator results of current-voltage characteristics and capacitances are presented in section III. Finally conclusion and remarks is presented in section IV.

All of the calculations in this work are performed at room temperature. Additionally, the parameters are presented in Table I. It important to note here that those values presented on Table I below do not represent real technology parameters value; they are arbitrary values used for our study and it is not meant to be best optimized for real devices.

 Table I: Device Parameters

Parameter	Value	Unit
Gate oxide thickness, t _{ox}	38	nm
Bulk doping concentration, N _A	3 * 10 ¹⁷	cm ⁻³
Drift region doping concentration, N _D	5 * 10 ¹⁶	cm ⁻³
Gate 1 length, L ₁	1	μm
Gate 2 length, L ₂	1	μm
Source and drain ohmic contact doping concentrations, N _d	1021	cm ⁻³
Bulk region depth, d_1	1	μm
Drift region depth, d_2	2	μm

1-D Model Analysis For The Charges And Current

Figure 1 shows a cross section of the double-gate LDMOSFET (DG-LDMOS) with two gates that have lengths of L_1 and L_2 . There should be an insulation barrier between both gates to separately bias them. This barrier is neglected for simplicity and is not shown in the figure. The DG-LDMOS device is divided into two regions, the intrinsic MOSFET region

(region I) and drift region (region II). Region I is ptype whereas region II is a lightly doped n-type. From Fig. 1, the DG-LDMOS device can be constructed using a double-diffusion process where the bulk (ptype) of the intrinsic MOSFET part (region I) can be fabricated by diffusing holes from the left side (source side) [7], which means that the bulk of region I is nonuniformly doped. The effect of the non-uniform doping of region I was not considered here. However, some other research efforts addressed this issue for the standard bulk LDMOSFET [7]. In Fig. 1, both gates of the DG-LDMOS may have different work functions or have different biases applied to have more separate flexible control [10].



Figure 1. Cross section view of the introduced double-gate LDMOSFET (DG-LDMOS).

$$\mathbf{Q}_{\mathbf{G}} = \mathbf{C}_{\mathbf{ox}} \boldsymbol{\varphi}_{\mathbf{ox}}$$
(2)
$$\mathbf{Q}_{\mathbf{B}} = -\sqrt{2 \mathbf{q}} \boldsymbol{\varepsilon}_{\mathbf{s}} \mathbf{N}_{\mathbf{A}} \sqrt{\boldsymbol{\varphi}_{\mathbf{s}}}$$
(3)

$$\mathbf{Q}_{\mathbf{I}} = -\mathbf{Q}_{\mathbf{G}} - \mathbf{Q}_{\mathbf{B}} \tag{4}$$

$$\mathbf{Q}_{\mathrm{I}}(\boldsymbol{\varphi}_{\mathrm{s}}) = -\mathbf{C}_{\mathrm{ox}} \left(\mathbf{V}_{\mathrm{GB}} - \boldsymbol{\varphi}_{\mathrm{s}} - \boldsymbol{\varphi}_{\mathrm{ms}} \right) + \sqrt{2 \mathbf{q} \, \epsilon_{\mathrm{s}} \, \mathbf{N}_{\mathrm{A}}} \sqrt{\boldsymbol{\varphi}_{\mathrm{s}}} \tag{5}$$

For Region I (Intrinsic MOSFET part):

At the source, $\phi_s=\phi_{s0}$ and at the drain, $\phi_s=\phi_{sL1}$

The current is due to two components, drift component due to electric field and diffusion component due to interaction with carriers (electrons

Then,

$$\mathbf{I}_{\mathbf{D}} = \mathbf{I}_{\mathbf{D}\mathbf{d}\mathbf{r}\mathbf{i}\mathbf{f}\mathbf{t}} + \mathbf{I}_{\mathbf{d}\mathbf{d}\mathbf{i}\mathbf{f}\mathbf{f}} \tag{6}$$

$$I_{D1} = \frac{W}{L_1} \int_{\phi_{s0}}^{\phi_{sL1}} \mu \left(-Q_I(\phi_s) \right) d\phi_s + \frac{W}{L_1} \phi_t \int_{Q_{I0}}^{Q_{IL1}} \mu \ dQ_I$$
(7)

The above equation is showing that the drift component of current in the channel of region I is due to mobile carriers (inversion charges) and surface potential difference between source and internal drain who are swept toward drain through the internal drain point Di. Also it shows that the diffusion component of current is due to gradient of charges between source and internal drain points. Substituting from equation (5) in (7) and applying integration, the channel current or region I

current **I**_{D1} is given by:

$$\begin{split} \mathbf{I}_{D1} &= \frac{W}{L_1} \, \mu \, C_{ox} \left\{ \left(\mathbf{V}_{GB} - \phi_{ms1} \right) \left(\phi_{sL1} - \phi_{s0} \right) - \mathbf{0.5} \left(\phi_{sL1}^2 - \phi_{s0}^2 \right) - \mathbf{0.67} \, \gamma_1 \left(\phi_{sL1}^{1.5} - \phi_{s0}^{1.5} \right) + \right. \\ \phi_t \left(\phi_{sL1} - \phi_{s0} \right) + \phi_t \, \gamma_1 \left(\phi_{sL1}^{0.5} - \phi_{s0}^{0.5} \right) \right\} & (8) \\ \text{In order to get } \phi_{sL1} \, \text{and } \phi_{s0}, \\ \mathbf{V}_{GB} &= \phi_{ms} + \phi_s - \frac{Q_s}{C_{ox}} & (9) \\ \mathbf{Q}_s &= -\mathbf{Q}_G = \mathbf{Q}_B + \mathbf{Q}_I & (10) \\ \mathbf{V}_{GB} &= \phi_{ms} + \phi_s + \gamma \sqrt{\phi_s + \phi_t + \mathbf{e}^{(\phi_s - 2 \, \phi_f - \mathbf{V}_{SB})/\phi_t}} & (11) \\ \text{Then}, & (12) \\ \phi_{sL1} &= \mathbf{V}_{GB1} - \phi_{ms1} - \gamma_1 \sqrt{\phi_{sL1} + \phi_t + \mathbf{e}^{(\phi_{sL1} - 2 \, \phi_f - \mathbf{V}_{DB})/\phi_t}} & (12) \\ (13) \end{split}$$

Normally in the case of MOSFET, each of equations (12) and (13) are solved iteratively to obtain φ_{s0} and φ_{sL1} by setting $V_{Di} = V_D$.

In our case the channel current I_{D1} will be left in terms of φ_{sL1} and the value of φ_{s0} will be obtained iteratively through equation (12).

Therefore;

$$I_{D1} = I_{D1}(\varphi_{sL1}) = I_{D1}(V_{Di})$$
 (14)

Equation (14) accounts for the channel current in the linear region. In order to get the current in saturation, this equation is differentiated with respect to V_{Di} and then the differentiation is set to zero and then the resulting equation is solved for $V_{Di}(sat)$. Then a smoothing function is used to have the current change from linear to saturation smoothly.

For the drift region (region II);

$$Q_A(V_x) = -C_{ox} (V_{G2} - V_{x2} - \emptyset_{ms2})$$
 (15)

$$\mathbf{Q}_{B2}(\mathbf{V}_{\mathbf{x}}) = -\mathbf{q} \, \mathbf{N}_{drift} \left(\mathbf{W}_{d2,effective} \right) = -\mathbf{q} \, \mathbf{N}_{drift} \left(\mathbf{d}_2 - \mathbf{W}_{d2}(\mathbf{V}_{\mathbf{x}}) \right) \tag{16}$$
$$\mathbf{W}_{d2}(\mathbf{V}_{\mathbf{x}}) = \sqrt{\frac{2\epsilon_s \left(\mathbf{V}_D - \mathbf{V}_{\mathbf{x}2} - \mathbf{V}_{bi} \right)}{\mathbf{q} \, \mathbf{N}_{drift}}} \tag{17}$$

The current in the region II (drift region) is due to two components; accumulated charges at the surface and bulk charges.

$$I_{D2} = \frac{W}{L_2} \int_{V_{Di}}^{V_D} \mu \left(-Q_A(V_x)\right) dV_x + \frac{W}{L_2} \int_{V_{Di}}^{V_D} \mu \left(-Q_{B2}(V_x)\right) dV_x$$
(18)

Assuming the electron mobilities are the same for accumulated charges and bulk charges. Substituting (15) to (17) in (18) and simplifying;

$$I_{D2}(V_{Di}) = \frac{W}{2 L_2} \ \mu \ C_{ox} \left\{ \left(2 \ V_{G2} - \ \phi_{ms2} \right) \left(V_D - \ V_{Di} \right) - \left(V_D^2 - V_{Di}^2 \right) \right\} + \frac{W}{L_2} \ q \ N_{drift} d_2 (V_D - \ V_{Di}) - 0.67 \ \frac{W}{L_2} \gamma_2 \ \mu \ C_{ox} \left\{ \left(V_D - \ V_{Di} - V_{bi} \right)^{1.5} + V_{bi}^{1.5} \right\}$$
(19)

Equating equations (14) and (19) and solving for V_{Di} . Then the current can be obtained by substituting V_{Di} in either equation (14) or (19).

3. Results

2D simulations for current-voltage characteristics and capacitances have been performed using Sentaurus from Synopsys [13]. Drift-diffusion model is employed in 2D simulations. Fig. 2 & 3 shows drain current versus Gate 1 voltage for different Gate 2 voltage values and for both VD = 0.1, 5 V. It is clear that when increasing the bias of Gate 2, the drain current increases. This is an indication of decreasing effective drift resistance value because of accumulating more charges at the surface of region II (drift region).

Also different capacitances versus Gate 1 voltage has been plotted for different Gate 2 biases and drain voltage biases. It is shown in Fig. 4 that Gate Capacitance C_{GG} in fF is plotted versus Gate 1 voltage in Volts for different Gate 2 voltage values $V_{G2} =$ 2, 4, and 6 V and $V_D = 0.1 V$. It is clear that increasing Gate 2 bias causes Gate Capacitance C_{GG} to increase with a considerable amount. This is because more carriers are available in the drift region when increasing Gate 2 voltage and that contributes to increasing capacitance. One comment to note here that for each curve there is a high change in capacitance value due to increasing Gate 1 voltage passing through threshold point as a lot of charges will start to flow so as increasing capacitance value.



Figure 2. Drain current in mA versus Gate 1 voltage in Volts for different Gate 2 voltage values $V_{G2} = 2, 4, \text{ and } 6 \text{ V}$ and $V_D = 0.1 \text{ V}$



Figure 3 Drain current versus Gate 1 voltage for different Gate 2 voltage values $V_{G2} = 2, 4, and 6 V$ and $V_D = 5 V$



Figure 4 Gate Capacitance C_{GG} in fF versus Gate 1 voltage in Volts for different Gate 2 voltage values $V_{G2} = 2, 4, \text{ and } 6 \text{ V}$ and $V_D = 0.1 \text{ V}$

However, when looking at Gate Capacitance C_{GG} behavior for higher drain voltage of 5 V per figure 5, the amount of change in capacitance is less at the region close to threshold because amount of

change in charge is not so high while increasing Gate 2 voltage.



Figure 5 Gate Capacitance C_{GG} in fF versus Gate 1 voltage in Volts for different Gate 2 voltage values $V_{G2} = 2, 4, \text{ and } 6 \text{ V}$ and $V_D = 5 \text{ V}$

For figure 6, it is shown that the peaks will be followed by saturation in the value of gate to drain capacitance and this peaks become less sharp when increasing Gate 2 voltage. This can be explained as when increasing Gate 2 voltage, drift region becomes less resistive so approaching the MOSFET case where no sharp peaks exists.



Figure 6 Gate to Drain Capacitance C_{GD} in fF versus Gate 1 voltage in Volts for different Gate 2 voltage values $V_{G2} = 2$, 4, and 6 V and $V_D = 5$ V

Figure 7 shows for gate to drain capacitance that when operating way above threshold, the peak is reduced when increasing drain voltage. This is because the difference between Gate 2 voltage and drain voltage is higher so affecting depletion at drain.



Figure 7 Gate to Drain Capacitance C_{GD} in fF versus Gate 1 voltage in Volts for different Gate 2 voltage values $V_D = 0.1, 1, \text{ and } 5 \text{ V}$ and $V_{G2} = 2 \text{ V}$

4. Conclusion

A model has been developed for double-gate LDMOSFET high-voltage transistor, where the effect of a separately biased second gate is investigated. Current and capacitances have been studied with respect to bias of second gate. The results showed that increasing bias of the second added gate increases the current as an indication of reducing effective drift The gate capacitance resistance. increases considerably around threshold with increasing bias of Gate 2 for a low drain bias while its increase is smaller for a high drain bias. As for the gate to drain capacitance it increases with Gate 2 bias and its peak happens at higher Gate 2 bias. The increases for all capacitances are due primarily to the accumulation of more charges at the drift region.

References

- 1. B. J. Baliga, "Advanced Power MOSFET Concepts", Springer, 2010.
- W. Grabinski and T. Gneiting, "Introduction," in Power/HVMOS Devices Compact Modeling, Springer, 2010.
- 3. R. K. Williams, et. al, "Guide to State-of-the-Art Electron Devices," in Chapter 15 "Power Devices

and ICs", 1sted., J. N. Burghartz, Hoboken: Wiley, Feb. 2013.

- 4. M. Rose and H. J. Bergveld, "Integration Trends in Monolithic Power ICs: Application and Technology Challenges", IEEE Journal of Solid-State Circuits, vol. 51, no. 9, September 2016.
- A. Aarts, N. D'Halleweyn, and R. van Langevelde,,"A Surface-Potential-Based High-Voltage Compact LDMOS Transistor Model," IEEE Tranactions on Electron Devices, vol. 52, No. 5, May 2005.
- 6. J. R. Sahoo, et. al, "High Voltage LDMOSFET Modeling using BSIM6 as Intrinsic-MOS Model," IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), 2013.
- Y. S. Chauhan, "Compact Modeling of Lateral Nonuniform Doping in High-Voltage MOSFETs", IEEE Transactions on Electron Devices, vol. 54, No. 6, pp. 1527–1539, June 2007.
- H. J. Mattausch, et. al, "The HiSIM Compact Models of High-Voltage/Power Semiconductor Devices for Circuit Simulation.
- 9. LDMOSFET Modeling using BSIM6 as Intrinsic-MOS Model," IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), 2013.
- Mohamed. M. El-Dakroury, et. al, Twodimensional model for double-gate LDMOSFET Devices, Journal of. Computational Electronics, Springer, May 2019.
- 11. X. Deng, et. al, "An Accumulation Mode RF Laterally Double Diffused MOSFET with Improved Performance", IEEE Electron Devices Letters, vol. 37, no. 10, October 2016.
- 12. W. Ge, et.al, "Ultra-low On-resistance LDMOS with Multi-plane Electron Accumulation Layers", IEEE Electron Device Letters, vol. 38, no. 7, July 2017.
- 13. Synopsys, www.synopsys.com/

6/30/2019