Using Series Active Filter for Limitation of Fault Currents

Y. Hoseynpoor, T. Pirzadeh Ashraf, Sh. Sajedi, T. Karimi

Parand Branch, Islamic Azad University, Parand, Iran
Yaser.hoseynpoor@gmail.com

Abstract: Power quality improvement has become a very important topic in power systems over the past several decades. Custom power devices (DFACT) are a kind of Flexible AC Transmission Systems (FACTS) devices which are used for power quality enhancement in distribution networks. The Series Active Filter or dynamic voltage restorer (DVR) is a modern custom power device used in power distribution networks to protect consumers from sudden sags (and swells) in grid voltage. Implemented at medium voltage level, the DVR can be used to protect a group of medium voltage or low voltage consumers. However, the DVR will therefore be tasked to mitigate even more faults involving downstream loads. Large fault currents would flow through the DVR during a downstream fault before the opening of a circuit breaker. This will cause the voltage at point of common coupling (PCC) to drop, which would affect the loads on the other parallel feeders connected to PCC. Here, the Z-source inverter based DVR is proposed to compensate voltage disturbance at the PCC and to reduce the fault current in downstream of DVR. By calculating instantaneous current magnitude in synchronous frame, control system recognizes if the fault exists or not, and determines whether DVR should compensate voltage disturbance or try to reduce the fault current. The proposed system is simulated under voltage sag and swell and short circuit conditions. The simulation results show that the system operates correctly under voltage sag and short circuit conditions.

1. Introduction

Dynamic voltage restorer (DVR) is one of the power electronics devices which are connected to distribution system in series to protect sensitive loads against the voltage changes. Fig (1) shows a kind of DVR circuit. As shown in fig. 1, DVR is composed of an inverter, an energy storage element, LC filter, and a transformer.

In many references, Voltage source inverter (VSI) is used due to the appropriate output voltage with low harmonics level. The main defect of VSI is its reducing characteristics whose maximum output voltage is limited by DC link voltage. This means that the compensation ability of DVR decreases when the DC link voltage falls due to energy reduction in energy storage element [1-4]. A dc-dc boost converter application between inverter and the energy storage element is proposed [1]. Using boost converter leads to an increase in size, price and integration of system. In [2] it is proposed to apply a Z-source inverter (ZSI) instead of VSI. Z-source inverter is a new converter with some special advantages, presented recently as a substitution to conventional converters [5]. In [2] in-phase compensation of voltage sag is studied and executed using Z-source inverter based DVR.

During fault occurrence in downstream of DVR, the voltage falls at the point of common connection (PCC). DVR might try to compensate the voltage fall which enlarges the short circuit current, while this current flow through the DVR causes damage in DVR. In conventional DVRs, passive methods are used to bypass the DVR by applying parallel switches to avoid mentioned damages during the short circuit [6-7].

Applying active methods is proposed to reduce the fault current in series grid connected devices [8-9]. In [10-11] DVR is applied to reduce the short circuit current using such methods.

In this paper, the short circuit current reduction is studied and simulated applying Z-source inverter based DVR. According to the voltage boost ability of Z-source inverter, the DVR can inject the required voltage to reduce the fault current even at severe DC link voltage reduction. In continuous, the Z-source inverter is described and then the DVR operation under two voltage sag and fault occurrence is explained. At the next part, it is expressed how fault is recognized. Finally, the simulation results of system are analyzed and studied.

2. Z-source inverter

Fig. 2 shows the structure of Z-source inverter (ZSI). ZSI uses an LC impedance grid to couple power source to inverter circuit and prepares the possibility of voltage boost by short circuiting the inverter legs. As shown in Fig (2), Z-source inverter's impedance grid is composed of two parted

L1 and L2 inductors and C1 and C2 capacitors arranged in X shaped configuration. Usual inverters have six active switching vectors and two zero switching ones where, ZSI has another zero vector called short circuit vector used to boost the input voltage. Fig. 3 shows the equivalent ZSI circuit where the inverter and load are modeled as switches and current source respectively. The operation of voltage type ZSI can be analyzed in two modes. First is the time during which the S switch is on (T0) and the second is the time during which it is off (T1). During T0 the inductors are being charged by capacitors and consequently the capacitors are being discharged.


Figure 1. Z-source based structure of DVR



Figure 2. Voltage Type Z-Source Inverter

Figure 3. Equivalent circuit of ZSI

The currents of inductors are increasing linearly due to their voltages which are equal with the constant voltages of capacitors. The voltage and current equations are as follow:

KVL equations:

$$v_{L1} = V_{C1}$$
$$v_{L2} = V_{C2} \tag{1}$$
$$v_i = 0$$

KCL equations:

$$i_{C1} = -I_{L1}$$
$$i_{C2} = -I_{L2} \tag{2}$$

Switch S is off during T1. Now, inductors are being discharged and capacitors are being charged. The currents of inductors decrease linearly according to negative and almost constant voltages of capacitors. The voltage and current equations of circuit are as follow:

KVL equations:

$$v_{L1} = V_o - V_{C2}$$
$$v_{L2} = V_o - V_{C1} \tag{3}$$
$$v_i = V_{C1} + V_{C2} - V_o$$

KCL equations:

$$i_{C1} = I_{L2} - i_i$$
$$i_{C2} = I_{L1} - i_i \tag{4}$$

The average value of inductors voltages should be zero in each cycle:

$$T_o\, v_{L1}(T_o) + T_1\, v_{L1}(T_1) = 0$$
$$T_o\, V_{C1} + T_1\, (V_o - V_{C2}) = 0 \tag{5}$$

$$T_o\, v_{L2}(T_o) + T_1\, v_{L2}(T_1) = 0$$
$$T_o\, V_{C2} + T_1\, (V_o - V_{C1}) = 0 \tag{6}$$

And so the capacitors voltages would be as follow:

$$V_C = V_{C1} = V_{C2} = \frac{T_1}{T_1 - T_o} V_o \tag{7}$$

v_i during T_1 is:

$$v_i\big|_{t=T_1} = V_i = \frac{T_1 + T_o}{T_1 - T_o} V_o \tag{8}$$

Considering $T = T_1 + T_o$ leads to:

$$V_i = \frac{1}{1 - 2\frac{T_o}{T}} V_o = BV_o \qquad (9)$$

In the above relation, B is called boost coefficient which is:

$$B = \frac{1}{1 - 2\frac{T_o}{T}} \qquad (10)$$

According to the above relation, the short circuit time ratio D_s is defined as follow:

$$D_S = \frac{T_o}{T} \qquad (11)$$

The output phase voltage peak is as follow:

$$V_{ac} = MB\frac{V_o}{2} \qquad (12)$$

where the M is the modulation coefficient of inverter.

V_i can be expressed in terms of V_c:

$$V_i = \frac{1}{1 - D_S} V_C \qquad (13)$$

3. DVR operation to compensate the voltage disturbance

Voltage sag is the most common problem in power quality field which is mainly created by fault occurrence in grid. Fig. 4 shows two samples of fault locations which cause voltage sag in PCC (DVR connection point).


Figure 4. Voltage sag or swell in PCC

Here, DVR has to inject proper series voltage to grid in order to restore the load voltage level to its desired level. The compensation should be executed in Pre-sag mode (optimum power quality), in-phase (minimum voltage amplitude) and with minimum energy consumption, due to the load sensitivity and system limitations [12]. Fig. 5 shows the proposed control circuit of DVR under voltage disturbance compensation conditions. The voltage injected by DVR is determined by feed backing the source voltage and load. Capacitor voltage (V_c) is feed backed to control V_i. V_i is calculated using relation (13) and D_s is determined by comparing V_i with V_{i-ref} and applying the inductor current feed back (I_L).

4. DVR operation to reduce the fault current

Fig. 6 shows the fault occurrence in downstream of DVR. This fault causes severe current flow through DVR which might damage DVR. This current also causes voltage fall at PCC and it would be worst if DVR tries to compensate.


Figure 5. Proposed control system to compensate voltage disturbances

In order to solve the problem, DVR should be controlled in a way that it reduces the fault current by injecting appropriate voltage to grid. Here, DVR is operated as virtual impedance [10]. Fig. 7 shows the phasor diagram of voltages. V_{Line} is the voltage fall at the length of upstream and downstream feeders impedances and fault impedances (Z_S+Z_{Line}) and V_{Inj} and V_S are the voltage injected by DVR and the voltage of main feeder respectively:

$$V_S = V_{Inj} + V_{Line} \qquad (14)$$

The fault currents with and without limitation are as follow:

$$I_{Fault} = \frac{V_S}{Z_S + Z_{Line}} \qquad (15)$$

$$I_{Fault-Limited} = \frac{V_S}{Z_S + Z_{Line} + Z_o} \qquad (16)$$

Figure 6. Downstream fault in presence of DVR

Figure 7. DVR injected voltages phasor diagram during downstream fault

If the fault current is reduced to a constant value, V_{Line} will fall in the dotted circle depend on the voltage injected by DVR.

Fig. 7 obviously shows that the minimum injecting voltage would be required if the injected voltage (V_{Inj}) and V_{Line} are in phase. In order to achieve this, the R/X ratio of virtual impedance (Z_0) should be in proportion with the feeder impedance (Z_S+Z_{Line}). The existence of virtual ohmic component causes active power consumption and limits in voltage reduction of energy storage element. So, DVR should operate as a pure virtual inductance to minimize the energy consumption, where the V_{Inj} should have 90 degrees phase difference with fault current.

5. Detection and Recovery from Downstream Fault

For fast downstream fault detection and therefore fast DVR reaction to the fault current, instantaneous current magnitude is calculated in synchronous frame. Once the current magnitude exceeds a preset threshold, the DVR would inject a series voltage so that it would act as a virtual inductor to limit the fault current and to restore the PCC voltage. Recovery from a downstream fault can be done by sensing the load voltage (voltage at downstream side of the DVR injection transformer) as in Fig. 6. When the fault is cleared, the load voltage will increase. Once is restored to a preset level, the fault current limiting function of DVR can be terminated. Furthermore, to ensure DVR compensation is not turned off by any spurious transient distortion or measurement noises, low pass filter like characteristic is added to this recovery detection.

This is done by turning off the DVR when (where is a threshold voltage) is sustained for a specific period of time and no other downstream fault is detected during this period. (In this paper, 20 ms is used for symmetrical faults, and 50 ms is used for unsymmetrical faults to eliminate the effects of oscillatory load voltage magnitude due to the unbalanced effects).

TABLE I. GRID PARAMETERS

| Components	values
Source Phase-Phase rms Voltage (V_S)	$380v – 50Hz$
Source Inductance (L_S)	$0.2\ mH$
Source Resistance (R_S)	$0\ \Omega$
Load Inductance (L_{Load})	$4\ mH$
Load Resistance (R_{Load})	$8\ \Omega$
Line Inductance (L_{Line})	$1\ mH$
inverter Inductance (L_F)	$2\ mH$
Inverter Capacitance (C_F)	$60\ \mu F$
Inverter Resistance (R_F)	$10\ \Omega$
Switching Frequency (f)	$1\ kHz$

6. Simulation Results

The proposed system is simulated by MATLAB/SIMULINK to study the correctness of its operation. A Z-source inverter based DVR located on a 0.38kv line is simulated to compensate the voltage sag and swell of main feeder to provide nominal voltage of downstream loads and also to reduce short circuit current of downstream fault and compensate voltage of main feeder. The simulation parameters are presented in table (1).the simulation, in the main feeder, a 30% voltage swell has started at t=0.1 sec

and lasts for t=0.2 sec, a 45% voltage sag has started at t=0.3 sec and lasts for t=0.4 sec and finally in downstream of DVR, a three phase fault to ground has occurred between t=0.5 sec to t=0.6 sec.

(a)

(b)

(c)

Fig. 8. (a).Main feeder side voltage, (b). Injected voltage by DVR, (c). Load side Voltage

Fig. 8 shows the main feeder voltage, injected voltage by DVR and load side voltage respectively. It is shown in this figure that voltage sag and swell in main feeder have been compensated by DVR and the load side voltage has the nominal value. Furthermore, by occurrence of fault in downstream of DVR, the PCC voltage has been compensated by DVR accurately.

Fig. 9 shows the fault current without and with DVR operation. It is clear in fig. 9(a) that the fault current is obviously reduced in compare with fig. 9(b).

7. Conclusion

In distribution networks to improve voltage quality, dynamic voltage restorer is one of most usable devices. Correct operation of DVR significantly depends on its DC link voltage. By reducing DC link voltage, DVR faces with defect. Recently, Z-source inverter application is recommended to solve this problem. ZSI with voltage boost ability can solve this problem. In this paper ZSI based DVR is proposed to compensate voltage disturbance in PCC and reduce the short circuit current at the downstream of DVR. By calculating instantaneous current magnitude in synchronous frame, control system recognizes if the fault exists or not, and determines whether DVR should compensate voltage disturbance or try to reduce the fault current. The proposed system is simulated under voltage sag and swell and short circuit conditions. The results show that the proposed system operates correctly.

Corresponding Author:
Yaser Hoseynpoor
Parand Branch, Islamic Azad University, Parand, Iran
E-mail: yaser.hoseynpoor@gmail.com

References
1. Sang E.K.K., Choi S.S., Vilathgamuwa D.M., Analysis of series compensation and DC-link voltage controls of a transformer less self charging dynamic voltage restorer, IEEE Transaction on Power Delivery, 2004 19: 1511-1518.
2. Vilathgamuwa D.M., Gajanayake C.J., Loh P.C., Li Y.W., Voltage sag compensation with z-source inverter based dynamic voltage restorer, Industry Applications Conference, 2006: 2242-2248.
3. Elkhodary S. M., Abd El-Munem A. S., New Proposed Method of Damping Temporary Overvoltages on Power System Interconnections, Journal of American Science, 2010: 6(11): 336-342.
4. Attia H. A., El-Metwally M., Fahmy O. M., Harmonic Distortion Effects and Mitigation in Distribution Systems, Journal of American Science, 2010: 6(10): 173-183.
5. Peng F.Z., Z-source inverter, IEEE Transaction on Industry Applications, 2003: 39: 504-510.
6. Woodley N.H., Morgan L., Sundaram A., Experience with an inverter-based dynamic voltage restorer, IEEE Transaction on Power Delivery, 1999: 14: 1181-1186.
7. Woodley N.H., Sundaram A., Holden T., Einarson T.C., Field experience with the new platform-mounted DVR, International Conference on Power System Technology, PowerCon, 2000: 1323-1328.
8. Lee W.C., Lee T.K., Ma C.S., Hyun D.S., A fault scheme for series active compensators, IEEE Transaction on Power Delivery, 2004: 19: 1434-1441.
9. Choi S.S., Wang T.X., Vilathgamuwa D.M., A series compensator with fault current limiting function, IEEE Transaction on Power Delivery, 2005: 20: 2248-2256.
10. Li Y.W., Vilathgamuwa D.M., Loh P.C., Blaabjerg F., A dual-functional medium voltage level DVR to limit downstream fault currents, Power Electronics Specialists Conference, 2006: 22: 1330-1340.
11. Axente T., Basu M., Conlon M.F., Gaughan K., Protection of DVR against short circuit faults at the load side, International Conference on Power Electronics, Machines and drives, 2006: 627-631.
12. Meyer C., Doncker R.W.D., Li Y.W., Blaabjerg F., Experimental verification of an optimized control strategy for a medium-voltage DVR, Power Electronics Specialists Conference, 2006: 1-7.

8/24/2016